

Fig. 1




Fig. 2

Fig. 3 Flowchart of a standard-cell based design flow




Fig. 3






Fig. 4




Critical path to z through b
⇒ Delay from b to z : 0.33 ns
⇒ Design-specific delay : 0.14 ns

5c


5b

Fig. 5

Criteria	Original	Optimized
# of Cells	8	1
# of Transistors	32	17
# of Wires (ind. IO)	12	5





6a




6b

Fig. 6



Typical standard cell implementation
with no systematic redundancy -- input
a usually has fastest propagation through
cell, c slowest



Implementation of same functionality
with systematic redundancy -- inputs
a and c usually have comparable
propagation delay through module

Fig. 7